Clock Restriction Diagram: Yet Another Data-Structure for Fully Symbolic Veri cation of Timed Automata

نویسنده

  • Farn Wang
چکیده

Modern model-checkers for real-time systems are usually built around symbolic manipulation procedures of zones, which mean behavior-equivalent dense-time state subspaces and are represented by sets of clock di erence constraints. We propose CRD (Clock Restriction Diagram), which is a BDD-like data-structure for recording sets of zones, with related set-oriented operations for fully symbolic veri cation of realt-time systems. CRD with zones in reduced form (or reduced CRD in short), which contains minimal number of clock inequalities to characterize a zone, are de ned and can be used as a canonical representation for state space. Reduced CRD is more space-eÆcient than former proposal like DBM, NDD, CDD, and RED. We develop an algorithm that converts given CRDs to reduced CRDs without rst computing its closure form (which records the shortest path distance between every pair of clocks) in some representations. We implemented CRD in a new version of our veri er red for timed automata and compare its performance with Kronos's and UPPAAL's against several benchmarks.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Using Interval Diagram Techniques for the Symbolic Veriication of Timed Automata

In this report, we suggest interval diagram techniques for formal veri cation of timed automata. Interval diagram techniques are based on interval decision diagrams (IDDs)|representing sets of system con gurations of, e.g., timed automata|and interval mapping diagrams (IMDs)|modeling their transition behavior. IDDs are canonical representations of Boolean functions and allow for their e cient m...

متن کامل

Data Structures for the Veri cation of Timed Automata

In this paper we suggest numerical decision diagrams a bdd based data structure for representing certain subsets of the Euclidean space namely those encountered in veri cation of timed automata Un like other representation schemes ndd s are canonical and provide for all the necessary operations needed in the veri cation and synthesis of timed automata We report some preliminary experimental res...

متن کامل

cient Veri cation of Real - Time Systems : Compact Data Structure and State { Space Reduction

During the past few years, a number of veri cation tools have been developed for real-time systems in the framework of timed automata (e.g. Kronos and Uppaal). One of the major problems in applying these tools to industrial-size systems is the huge memory-usage for the exploration of the state-space of a network (or product) of timed automata, as the modelcheckers must keep information on not o...

متن کامل

Veri cation of Real - Time Systems : Com - pact Data Structures and State - Space Reduction

During the past few years, a number of veri cation tools have been developed for real-time systems in the framework of timed automata. One of the major problems in applying these tools to industrial-size systems is the huge memory-usage for the exploration of the state-space of a network (or product) of timed automata, as the model-checkers must keep information about not only the control struc...

متن کامل

UPPAAL: Status & Developments

Uppaal is a tool box for validation (via graphical simulation) and veri cation (via automatic model-checking) of real-time systems, based on constraint solving and onthey techniques. It consists of three main parts: a description language, a simulator and a model-checker. It is appropriate for systems that can be modelled as networks of timed automata [3, 2], i.e. a collection of non-determinis...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2001